【TR4-230】TERASIC友晶 Terasic TR4 FPGA Development Kit
- 产品型号: TR4-230
- 产品品牌: TERASIC友晶科技/Intel FPGA
- 产品规格: Stratix IV GX EP4SGX230
- 产品价格: 23160
- 咨询热线:027-87538900
The TR4 Development Board provides the ideal hardware platform for system designs that demand high-performance, serial connectivity, and advanced memory interfacing. Developed specifically to address the rapidly evolving requirements in many end markets for greater bandwidth, improved jitter performance, and lower power consumption, the TR4 is powered by the Stratix® IV GX device and supported by industry-standard peripherals, connectors and interfaces that offer a rich set of features that is suitable for a wide range of compute-intensive applications.
The TR4 is supported by multiple reference designs and six High-Speed Mezzanine Card (HSMC) connectors that allow scaling and customization with mezzanine daughter cards. For large-scale ASIC prototype development, multiple TR4s can be stacked together to create an easily-customizable multi-FPGA system.
FPGA Devices
Stratix IV GX EP4SGX230
- 228,000 logic elements (LEs)
- 17,133 total memory Kbits
- 1,288 18x18-bit multipliers blocks
- 2 PCI Express hard IP blocks
- 744 user I/Os
- 8 phase locked loops (PLLs)
Stratix IV GX EP4SGX530
- 531,200 logic elements (LEs)
- 27,376 total memory Kbits
- 1,024 18x18-bit multipliers blocks
- 4 PCI Express hard IP Blocks
- 744 user I/Os
- 8 phase locked loops (PLLs)
FPGA Configuration
- MAXII CPLD EPM2210 System Controller and Fast Passive Parallel (FPP) configuration
- On-board USB Blaster for use with the Quartus II Programmer
- Programmable PLL timing chip configured via MAX II CPLD
- Supports JTAG mode
Memory Devices
- 64MB Flash with a 16-bit data bus
- 2MB SSRAM (512K x 32)
DDR3 SO-DIMM Socket
- Up to 8GB capacity
- Maximum memory clock rate at 533MHz
- Theoretical bandwidth up to 68Gbps
Buttons, Switches and LEDs
- 4 user-controllable LEDs
- 4 buttons for user-defined inputs
- 4 slide switches for user-defined inputs
On-Board Clocks
- 50MHz oscillator
SMA Connectors
- SMA connector pair for differential clock inputs
- SMA connector pair for differential clock outputs
- SMA connector for clock output
- SMA connector for external clock input
Two PCI Express x4 Connectors
- Support connection speed of Gen1 at 2.5Gbps/lane to Gen2 at 5.0Gbps/lane
- High-speed transceiver channels up to 6.5 Gbps
- Support downstream mode
Six 172-pins High Speed Mezzanine Card (HSMC)
- 6 HSMC connectors
- Configurable I/O standards - 1.5V, 1.8V, 2.5V, 3.0V
- Total of 16 high-speed transceivers up to 6.5 Gbps
- Among HSMC Port A to D, there are 55 true LVDS TX channels to 1.6Gbps and 17 emulated LVDS TX channels up to 1.1Gbps
Two 40-pin Expansion Headers
- 72 FPGA I/O pins; 4 power and ground lines
- Configurable I/O standards - 1.5V, 1.8V, 2.5V, 3.0V
- Shares pins with HSMC Port
Power
- Standalone DC 19V input
Block Diagram
主产品订购
No | 产品名称 | 售价(RMB) |
---|---|---|
1. |
[TR4-230] Terasic TR4 FPGA Development Kit
产品编号: P0107 重量: 3,500g
|
¥23,160 |
2. |
[TR4-530] Terasic TR4 FPGA Development Kit
产品编号: P0109 重量: 3,500g
|
¥52,020 |
选购配件 (如需选购, 请与主产品同时订购)
No | 配件名称 | 售价(RMB) |
---|---|---|
1. |
DDR3-1066 1GB 204PIN SO-DIMM
产品编号: MIM-3231-DSL 重量: 200g
|
¥160 |
2. |
DDR3-1066 4GB 204PIN SO-DIMM
产品编号: MMM-3058-DSL 重量: 200g
|
¥650 |
3. |
DDR3-1066 8GB 204PIN SO-DIMM
产品编号: MMM-3026-DSL 重量: 200g
|
¥1,200 |
4. |
1-meter PCIeX4 Gen 2 Cable
产品编号: FCB-3051-UAS 重量: 500g
|
¥550 |
5. |
[PCA]Terasic PCIe x4 Cable Adapter
产品编号: P0113 重量: 300g
|
¥1,500 |
6. |
HMF3C Height extension adapter card
产品编号: S0171 重量: 200g
|
¥450 |
7. |
HMF3D Height extension adapter card
产品编号: S0172 重量: 200g
|
¥450 |
Documents
标题 | 版本 | 档案大小(KB) | 新增日期 | 下载 |
---|---|---|---|---|
TR4 User Manual | 1.9 | 10287 | 2017-03-30 | |
Using the Design Security Feature in TR4 | 1.0 | 1603 | 2014-06-06 |
Daughter Card Demonstations
CD-ROM
标题 | 版本 | 档案大小(KB) | 新增日期 | 下载 |
---|---|---|---|---|
TR4 CD-ROM | 1.1.0 | 2017-03-30 | ||
TR4 System Builder | 1.1.0 | 2017-02-06 |