欢迎光临湖北鑫合欣官方网站 收藏本站| 公司文化| 联系我们
全国热线
18062095810

 产品展示 

推荐产品

咨询热线:

18062095810

邮件: wangting@whhexin.com

电话:027-87538900

地址: 湖北·武汉·鲁巷·华乐商务中心1006

【DK-DEV-5AGTD7N】TERASIC友晶Arria V GT FPGA Development

  • 产品型号: DK-DEV-5AGTD7N//A5GT(Part No:T0125)
  • 产品品牌: TERASIC友晶科技/Intel FPGA
  • 产品规格: 5AGTD7K3F40I3N
  • 产品价格: 欢迎咨询采购,量多优惠多,提供完善的售后保障和支持!
  • 咨询热线:18062095810

The Altera® Arria® V GT FPGA Development Kit provides a complete design environment that includes all the hardware and software that you need to develop full FPGA designs and test them within a system environment. The development kit is RoHS compliant, and includes the following features:

  • Two FPGAs for system-level design

    • Arria V GT FPGA: 504K logic elements (LEs), F1517 package, 36 6G tranceivers, and I3 speed grade

  • Three I/O expansion slots: two high-speed mezzanine cards (HSMCs) and one FPGA mezzanine card (FMC)

  • 2 GB of DDR3 SDRAM memory, 4.5 MB of QDR II+ memory, and 1 Gb of flash memory

  • Two SFP+ connections

  • SMAs and the new Samtec Bull's Eye connectors

  • Ability to measure individual power rails on each chip

Unit 1: Arria V GT FPGA: 5AGTFD7K3F40I3N

  • Memory

    • 1,152-MB x72 DDR3 SDRAM

    • 4.5-MB (1 Mb x 36) QDR II+ SRAM

    • 1-Gb sync flash (x16)

  • Communication ports

    • PCI Express® (PCIe® ) x8 edge connector

    • HSMC Port A (Eight transceiver channels)

    • USB 2.0

    • Gbps Ethernet

    • Chip-to-chip bridge with 29 LVDS inputs and 29 LVDS outputs, and x8 transceivers

    • Two SFP+ channel

    • Bull's Eye connector (Three 10-Gbps transceiver channel)

    • SMA connector (One 10-Gbps transceiver channel)

  • Configuration

    • JTAG

    • Fast passive parallel (FPP) parallel flash loader (PFL)

  • Buttons, switches, LEDs, and displays

    • One CPU reset push button

    • Three user push buttons

    • Eight dual in-line package (DIP) switches

    • 16 user LEDs (eight bi-color diodes)

    • Three PCIe LEDs

    • Three HSMA Status LEDs

    • 16x2 character LCD

Unit 2: Arria V GT FPGA: 5AGTFD7K3F40I3N

  • Memory

    • x64 DDR3 SDRAM soft controller (or x32 hard intellectual property (IP) controller)

  • Communication ports

    • HSMC Port B (Four transceiver channels)

    • FMC Port (Ten transceiver channels)

    • Chip-to-chip bridge with 29 LVDS inputs and 29 LVDS outputs, and x8 transceivers

    • One serial digital interface (SDI) channel

    • Bull's Eye connector (One 6-Gbps transceiver channel)

    • Bull's Eye connector (One 10-Gbps transceiver channel)

    • SMA connector (One 10-Gbps transceiver channel)

  • Configuration

    • JTAG

    • FPP PFL

  • Buttons, switches, LEDs, and displays

    • One CPU reset push button

    • Three user push buttons

    • Eight DIP switches

    • 16 user LEDs (eight bi-color diodes)

Miscellaneous

  • EPM2210GF324 system controller

  • EPM570GM100 on-board USB-Blaster™ II download cable

Clocking

  • 50 MHz and 148.5-MHz oscillator

  • 100 MHz and four 4 output programmable oscillators

  • SMA input (LVPECL)

Power

  • Laptop DC input

  • PCIe edge connector

System monitoring

  • Power (voltage, current, and wattage)—per unit per rail

Arria V GT FPGA Development Board Block Diagram

Arria V GT FPGA Development Board Block Diagram

 

 

Layout

 

Layout


No 产品名称 售价(RMB)
1. [A5GT] Altera Arria V GT FPGA Development Kit
产品编号: T0125  重量: 3,500g
xxx


Documents

标题 版本 档案大小(KB) 新增日期 下载
Arria V GT FPGA Development Board Reference Manual (PDF)     2015-03-19
Arria V GT FPGA Development Kit User Guide (PDF)     2015-03-19

CD-ROM

标题 版本 档案大小(KB) 新增日期 下载
Kit installation     2015-03-19